





		PROJECT			
		ArgoTele.PrjPcb			
APPROVALS		DATE	SIZE	Title	REV
Drawn: J. Sullivan		07/28/22	A	Icarus Flight Computer	
Approved: *		--/--	SCALE:	FILE NAME	SHEET
				TopSheet.SchDoc	1 OF 9



Title		
Size	Number	Revision
A		
Date:	6/16/2026	Sheet of
File:	C:\Users\...\RF.SchDoc	Drawn By:

3.3V

C29 4.7uF

C33 100nF

C34 100nF

C35 100nF

C36 100nF

C37 100nF

C38 100nF

C39 100nF

C40 100nF

C41 100nF

C42 100nF

C43 100nF

C44 100nF

C45 100nF

C46 100nF

GND

These are decoupling caps. This is a very schematic-y hack because there's no non-ugly way to do this. Use common sense during layout lol

These caps-> specifically should go between Vdda and Vssa

3.3V

C49 1uF

C50 100nF

GND

U11B

VBAT VREF+ 6

VDD VDD 11

VDD VDD 19

VDD VDD 28

VDD VSS 29

VDD VSS 75

VDD VSS 100

VDDA VSSA 22

STM32F407VGT6

21

C47 1uF

C48 100nF

GND

GND





10 27 74 99

20

GND


3.3V

<- These caps specifically should go between Vref+ and Vssa (which is secretly Vref-)




APPROVALS		PROJECT				* * *	
DATE		*				* * *	
12/01/2022		*				* * *	
ENGR: *		PROJECT REVISION:		DOCUMENT NUMBER:		DESIGN ITEM:	
DSN: J. Sullivan		8050a31bcb1ad175cd34e2735956636726b31a44875cd1079d0					
CHK: *		TITLE					
REFERENCE DOCUMENTS		Icarus MCU					
BOM:		A					
ASSY DWG:		SIZE	CAGE CODE	DWG NO.		REV	
FAB DWG:		B					
PCB DWG:		SCALE:	FILE NAME	STM32_SchDoc		SHEET	3 OF 9


Someone should check Polarity here LOL




FC Power Input




Camera Power Output




UART Connector



CAN Connector



Peripheral Connector



USB



PROJECT

ArgoTele.PrjPcb

APPROVALS

DATE

SIZE

Title

REV

Drawn: J. Sullivan

7/26/22

Approved: *

SCALE:

FILE NAME

BoardIOModule.SchDoc

SHEET 4 OF 9

A

A

B




B

C

C

D


D







Title		
Size	Number	Revision
A		
Date:	6/16/2026	Sheet of
File:	C:\Users\...\GPS.SchDoc	Drawn By:

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.



DWG. NO.	REV	DATE	DESCRIPTION	DATE	APPROVED
8	1				



APPROVALS	DATE	PROJECT
ENG: +		
DSN: +		
CHK: +		
REFERENCE DOCUMENTS	SIZE	CAGE CODE
BOM:	B	
ASSY DWG:		
FAB DWG:		
PCB DWG:		
SCALE:		FILENAME
		LAN8720phymodule.SchDoc
SHEET		6 OF 9







Load Switch for RF



Load Switch for Camera


BURPG		PROJECT	
APPROVALS		DATE	SIZE Title
Drawn: J. Sullivan		7/28/22	A Icarus Power Management Module
Approved: *		SCALE:	FILENAME PowerManagementModule.SchDoc




6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)



	MIN	MAX	UNIT
Input voltage	VIN	-0.3	30
	EN	-0.3	6
	BOOT	-0.3	38
	VSENSE	-0.3	3
	COMP	-0.3	3
	SS	-0.3	3



Title		
Size A4	Number	Revision
Date:	6/16/2026	Sheet of
File:	C:\Users\...\CAN_Module.SchDoc	Drawn By:



SST25 16Mbit Flash



SPI

		PROJECT			
		ArgoTele.PrjPcb			
APPROVALS		DATE	SIZE	Title	REV
Drawn: *			A	*	
Approved: *			SCALE:	FILE NAME	
				FlashMemorySchDoc.SchDoc	
				SHEET	9 OF 9

